

PROLABS – 40G-QSFP-QSFP-C-0x01-C

QSFP+ Active Copper Assembly

40G-QSFP-QSFP-C-0x01-C Overview

PROLABS's 40G-QSFP-QSFP-C-0x01-C QSFP+ (Quad Small Form-factor Pluggable Plus) Active Copper direct-attach cables are suitable for very short distances and offer a highly cost-effective way to establish a 40-Gigabit link between QSFP+ ports. QSFP+ are designed for a high density cabling interconnect system capable of delivering an aggregate data bandwidth of 40Gbps. This interconnect system is fully compliant with QSFP+ MSA. The QSFP+ cables support the bandwidth transmission requirements as defined by IEEE802.3ba(40Gbps) .

Product Features

- Up to 40 GBd bi-directional data links
- Compliant with QSFP+ MSA specifications
- Fully Compliant with IEEE802.3ba and Infiniband QDR specifications
- 4 independent duplex channels operating at 10Gbps,also support for 2.5Gbps,5Gbps data rates
- All-metal housing for superior EMI performance
- Single power supply 3.3V
- low power consumption, less than 1.5W
- RoHS Compliance
- Operating temperature range: 0℃ to 70℃.

Applications

- 40Gigabit Ethernet
- Serial Data Transmission

Ordering Information

<i>Part Number</i>	<i>Description</i>
40G-QSFP-QSFP-C-0101-C	QSFP+ Active Cable Assembly, 1 Meter
40G-QSFP-QSFP-C-0301-C	QSFP+ Active Cable Assembly, 3 Meter
40G-QSFP-QSFP-C-0501-C	QSFP+ Active Cable Assembly, 5 Meter

General Specifications

<i>Parameter</i>	<i>Symbol</i>	<i>Min</i>	<i>Typ</i>	<i>Max</i>	<i>Unit</i>	<i>Remarks</i>
Bit Error Rate	BER			10^{-12}		
Operating Temperature	T_{OP}	0		70	°C	Case temperature
Storage Temperature	T_{STO}	- 40		85	°C	Ambient temperature
Input Voltage	V_{CC}	3.14	3.3	3.47	V	
Maximum Voltage	V_{MAX}	- 0.5		4	V	For electrical power interface

Cable Mechanical Specifications

<i>Parameter</i>	<i>Symbol</i>	<i>Min</i>	<i>Typ</i>	<i>Max</i>	<i>Unit</i>	<i>Remarks</i>
Wire Gauge			30AWG			
Cable Impedance	Z	95	100	105	Ohm	


Electrical Input Requirements

<i>Parameter</i>	<i>Symbol</i>	<i>Min</i>	<i>Typ</i>	<i>Max</i>	<i>Unit</i>	<i>Remarks</i>
Data Rate Per Channel	Dr	2.5G		10.3G	GB/s	Non condensing
Differential Input Amplitude	$V_{IN\ PP}$	190		1600	mV	
Single Ended Voltage Tolerance	V	-0.3		3.8	V	

Electrical Output Requirements

<i>Parameter</i>	<i>Symbol</i>	<i>Min</i>	<i>Typ</i>	<i>Max</i>	<i>Unit</i>	<i>Remarks</i>
Data Rate Per Channel	Dr	2.5G		10.3G	GB/s	Non condensing
Differential Output Amplitude	$V_{OUT\ PP}$	350		900	mV	
Output Common-Mode Voltage	V_{CM-AC}		4.5		mV	
TX IDLE Output Voltage				30	mV	

Block Diagram of Transceiver




The transmitter side accepts electrical input signals. All input data signals are differential LVPECL or CML logic and they are internally terminated. The parallel input electrical signal first is processed via the Pre-Emphasis.

At the receiver side, the parallel electrical signals is recovered via Equalizer. The outputs electrical signals of receive side are voltage compatible with Current Mode Logic (CML) levels. All data signals are differential and support a data rate up to 10Gbps per channel.

All transmitter signals and receiver signals are AC coupled internally on both modules ends.

Active cable assembly has built-in MCU, offer a number of additional host-management capabilities. I2C (Inter-IC bus protocol) interface and on-board EEPROM features enable the host to detect or configure specific performance characteristics.

QSFP+ Outline Dimensions





ALL DIMENSIONS ARE $\pm 0.2\text{mm}$ UNLESS OTHERWISE SPECIFIED
UNIT: mm

PCB Layout Recommendation

NOTES

1. DATUM X & Y ARE ESTABLISHED BY THE CUSTOMER'S FIDUCIAL
2. DATUM A IS THE TOP SURFACE OF THE HOST BOARD
3. LOCATION OF THE EDGE OF THE PCB IS APPLICATION SPECIFIC
4. FINISHED PTH HOLE SIZE



NOTES

1. CENTERLINE OF PAD
2. SURFACE TRACES PERMITTED WITHIN THIS LENGTH
3. INDICATED HOLES ARE OPTIONAL

38	GND
37	TX1n
36	TX1p
35	GND
34	TX3n
33	TX3p
32	GND
31	LPMode
30	Vcc1
29	VccTx
28	IntL
27	ModPrsL
26	GND
25	RX4p
24	RX4n
23	GND
22	RX2p
21	RX2n
20	GND

Top Side
Viewed from Top

GND	1
TX2n	2
TX2p	3
GND	4
TX4n	5
TX4p	6
GND	7
ModSelL	8
ResetL	9
VccRx	10
SCL	11
SDA	12
GND	13
RX3p	14
RX3n	15
GND	16
RX1p	17
RX1n	18
GND	19

Bottom Side
Viewed from Bottom

Card Edge

Pin Assignment

<i>PIN #</i>	<i>Symbol</i>	<i>Description</i>	<i>Remarks</i>
1	GND	Ground	
2	Tx2n	Transmitter Inverted Data Input	
3	Tx2p	Transmitter Non-Inverted Data Input	
4	GND	Ground	
5	Tx4n	Transmitter Inverted Data Input	
6	Tx4p	Transmitter Non-Inverted Data Input	
7	GND	Ground	
8	ModSelL	Module Select	
9	ResetL	Module Reset	
10	V _{cc} RX	+3.3V Power Supply Receiver	
11	SCL	2-wire serial interface clock	
12	SDA	2-wire serial interface data	
13	GND	Ground	
14	Rx3p	Receiver Non-Inverted Data Output	
15	Rx3n	Receiver Inverted Data Output	
16	GND	Ground	
17	Rx1p	Receiver Non-Inverted Data Output	
18	Rx1n	Receiver Inverted Data Output	
19	GND	Ground	
20	GND	Ground	
21	Rx2n	Receiver Inverted Data Output	
22	Rx2p	Receiver Non-Inverted Data Output	
23	GND	Ground	
24	Rx4n	Receiver Inverted Data Output	
25	Rx4p	Receiver Non-Inverted Data Output	
26	GND	Ground	
27	ModPrsL	Module Present	
28	IntL	Interrupt	
29	V _{cc} TX	+3.3V Power Supply transmitter	
30	V _{cc1}	+3.3V Power Supply	
31	LPMode	Low Power Mode	
32	GND	Ground	
33	Tx3p	Transmitter Non-Inverted Data Input	
34	Tx3n	Transmitter Inverted Data Input	
35	GND	Ground	
36	Tx1p	Transmitter Non-Inverted Data Input	
37	Tx1n	Transmitter Inverted Data Input	
38	GND	Ground	

References

1. IEEE standard 802.3ba. IEEE Standard Department.
2. QSFP+ 10 Gbs 4X PLUGGABLE TRANSCEIVER –SFF-8436